ABSTRACT Memristor-based digital logic circuits open new pathways for exploring advanced computing architectures, which provide a promising alternative to conventional IC technology. In several memristor-based logic design methods, the memristor ratioed logic (MRL) is compatible with traditional CMOS technology. Two kinds of carry-lookahead adders (CLA) based on the hybrid CMOS-memristor structure are proposed, within which one is based on MRL logic, and the other is an improved one that is implemented by MRL universal gate (MRLUG). The proposed CLAs are verified by theoretical analyses and simulations, showing that the proposed design method requires fewer memristors and CMOSs than the IMP-based or CMOS-based CLAs, which means smaller circuit size and lower power consumption.
new pathway for exploring advanced computing architectures as a promising alternative to traditional logic circuits.
Thus, several memristor-based logical circuit design methods have been put forward. In 2010, the paper published by HP laboratories first mentioned that a simple circuit consisting of memristors and resistors can realize the material implication logic operation (IMP), and then combining with the FALSE operation to make up a computationally complete logic unit and realize the operation of any Boolean logic function [3] . Fig. 1(a) is a basic schematic of IMP operation, comprised by two memristors P and Q, and a load resistor R g . Fig. 1(b) is the truth table of IMP operation. The material implication is considered to be a truth function in logic, and the p IMP q can be expressed as ''p → q'' in a logical expression. However, the main drawback of the IMP logic lies in performing lengthy sequences. For example, it takes 3 steps to implement the logic NAND gate. In addition, the memristanc values are used to represent the logic states. Therefore, additional peripheral circuits are needed for reading and writing operations, which increases the complexity of the circuit design.
In view of the complexity of the memristor-based IMP logic, a design method similar to the IMP logic circuit is proposed, that is, the memristor-aided logic (MAGIC) [13] , which also relies on a sequencer to realize the logic function. resistance R OFF and low resistance R ON are considered as logical ''0'' and logical ''1'', respectively. The input and output of the logic gate are the memristances. Compared with the method of IMP logic circuit, the MAGIC circuit is simpler and more stable. Different Boolean logic operations can be realized through the series-parallel arrangement of the memristor.
MAGIC-based logic gate includes two sequential stages. The first stage is to initialize the output memristor to the specified memristance. The second stage is to apply voltage V 0 at the gateway. If the voltage (or current) across the output memristor exceeds the threshold voltage (or current), the logic state of the output memristor will change, otherwise the state of the memristor will remain unchanged. Thereby the logic operation can be obtained correctly.
Whether it is IMP logic or MAGIC, the logic gates require a series of sequences to operate the logic function, and the state variables are all defined by the memristanc values. They are incompatible with the traditional CMOS-based circuits, and the extra conversion circuits are needed for converting the memristances to the voltage levels. This implies that the complexity of the circuits is increased.
The memristor ratioed logic (MRL) gate design method suggests that any logic function can be achieved by using memristor and traditional CMOS buffers [14] . The logic states are voltage levels, which are compatible with current CMOS technologies. There are several computational building blocks have been proposed in the last few years, such as multiplier [15] , ripple carry adder [16] , full adder [17] and oscillator [18] . This paper proposes a carry-lookahead adder (CLA) based on MRL, and then an improved carry-lookahead adder is put forward. A performance comparison between the improved CLA and other CLAs has been conducted and discussed. As for the organization of this paper, Section II introduces the model of the memristor. Section III is the carry-lookahead adder which is composed of MRL logic. Section IV is the improved carry-lookahead adder. Section V is the conclusion.
II. THE MEMRISTOR MODEL
Operations of the memristor-based logic circuits rely on the switching dynamics of threshold-type voltage-controlled bipolar memristor. The i-v relation of the memristor model is given by [19] :
where v(t) and i(t) are the voltage and current across the memristor; x ∈[0,1]is the internal state variable of the memristor; a 1 , a 2 and b are constants greater than zero. The internal state variable satisfies:
where g(v) gives different thresholds for memristor, and it is given by
When the internal variable respectively reaches the boundaries x p and x n of the memristor, there will be a boundary effect described in [20] . In order to make the memristor switch smoothly at the boundaries, the function f (x) of Eq. (2) is given by
where ω p and ω n are two window functions, which are defined as 
III. MRL LOGIC
From the hysteretic current-voltage loop shown in Fig. 3 , it can be seen that the memristance varies according to the direction of current. Fig. 4 (a) is the symbol of the memristor, in which the black side represents the negative polarity of the memristor. When the current flows from A to B, the memristance increases to R OFF ; while the current flows from B to A, the memristance decreases to R ON [14] . By using the switching property of the memristor, the AND gate and OR gate can be built, as shown in Fig. 4(b) and Fig. 4(c) [14] . Taking the AND logic gate as an example, the computing process is analyzed. The logic AND gate is composed of two memristors in series. The input terminal is connected to the positive polarity terminal of the two memristors, and the output terminal is the common node of the memristor. The output voltage of the AND gate is determined by the voltage divider of the two memristive devices.
The basic memristor-based logic AND gate, as shown in Fig. 4 (b) , consists of two memristors connected in series with opposite polarity, of which the output node is the common node of the two memristors. The truth table of AND gate is shown as Table 1 . Logic OR gate is similar to the AND gate, as shown in Fig. 4 (c) , which consists of two memristors connected in series with identical polarity. Fig. 5 (a) and (b) , V 1 = V 2 = 1 and V 1 = V 2 = 0, and the circuits have no current passing from MR 1 to MR 2 , so the outputs remain the same as the inputs. For Fig. 5(a) , the input voltages are V cc (logic ''1''), and then the output voltage is V cc (logic ''1'') as well; for Fig. 5(b) , the input voltages are ground (logic ''0''), and then the output voltage is ground (logic ''0'') as well. In Fig. 5 (c) , V 1 = 1 and V 2 = 0, and the circuit has a current passing from MR 1 to MR 2 , which makes the resistance of memristor MR 1 increase to R OFF , and that of the memristor MR 2 decrease to R ON . Assume that R OFF >> R ON , the output voltage is evaluated by the principle of voltage divider:
In Fig. 5 (d) , V 1 = 0 and V 2 = 1, and the circuit has a current passing from MR 2 to MR 1 , which makes the resistance of VOLUME 7, 2019 memristor MR 2 increase to R OFF , and that of memristor MR 1 decrease to R ON . Assume that R OFF >> R ON , the output voltage is evaluated by the principle of voltage divider:
Combined with traditional CMOS buffers, other logic gate circuits can be obtained. For example, a combination of AND (OR) gate and a CMOS buffer can construct a NAND (NOR) logic gate. Other more complex combinational logic circuits, such as the commonly used XOR gates, can also be built. Unlike the implication logic circuits and MAGIC logic circuits, the logic states of the MRL are the voltage levels, which is the same as the traditional logic circuits. Hence, it has a good compatibility with the traditional logic circuits.
IV. THE CARRY LOOK-AHEAD ADDER BASED ON MRL
In order to increase the operation speed of the multi-bit adder and reduce the transmission delays caused by the propagation of carry signal, a traditional carry adder is proposed [21] . In this paper, a 4-bit carry-lookahead adder (CLA) based on MRL is presented, and its circuit structure is shown in Fig. 6 . The carry-lookahead adder defines two functions, i.e., the carry generate function G i and the carry propagate function P i :
Thus, the carry output function of the carry-lookahead adder is:
According to the truth table of the 4-bit adder, the output sum function of the i-bit full adder can be deduced as: (12) According to the carry output function and the output sum function, the MRL gate circuit is used to build a carry-lookahead adder. The XOR gate in the circuit is a combinational logic gate consisting of AND gate and OR gate. In addition, the multiple input AND or OR gates are the extension of 2 input AND or OR gates.
V. IMPROVED CARRY-LOOKAHEAD ADDER
By using a suitable combination of MRL gates and a CMOS inverter, a new hybrid CMOS-memristor logic gate circuit, i.e., a universal logic gate (ULG) is presented in [9] .
The circuit structure and its simplified circuit symbol are shown in Fig. 7 . The main feature of this structure is that the output of logic AND gate is connected to the input of the inverter, the output of logic OR gate is connected to the source of the PMOS, and the output of the inverter happens to form an XOR gate.
The universal logic gate (ULG) uses only 4 memristors and 2 CMOSFET transistors to achieve 3 logic functions at the same time: AND, OR and XOR. By comparison, one MRL-based XOR gate needs 6 memristors, while the number of memristors used in the improved CLA is reduced by two. Thereby the area and power consumption of the integrated circuit design is reduced.
As shown in Fig. 6 , the dotted line block X of the MRL-based CLA which contains one AND gate, one OR gate, and one XOR gate, can be replaced by only one ULG. Furthermore, the dotted line block Y of the CLA can also be replaced by an ULG. Hence, an improved MRL-based CLA circuit with ULGs is obtained, as shown in Fig. 9 .
The improved carry-lookahead adder is simulated by LTSPICE. The memristor used in the circuit is based on a memristor model proposed in [19] . Parameters of the model are: V p = 0.16V, V n = 0.15V, A p = 4000, A n = 4000, Using the ULGstructure to redesign the carry-lookahead adder can greatly reduce the number of memristors, simplifying the complexity of the circuit design, and thus reduce the power consumption of the circuit.
The performance comparisons of the improved CLA, the MRL-based CLA and the IMP-based CLA reported in [22] are shown in Table 2 . The IMP-based CLA takes memristance values as logic state variables to represent the inputs and outputs, in which the high memresistance R OFF and low memresistance R ON are considered as logic ''0'' and ''1'' respectively, and the final results of the operation remain in the memristors. Unlike the MRL-based CLA proposed in this paper, the IMP-based CLA requires an additional reading/writing circuit to read the results stored in the memristors, and needs to initialize the memristor to ensure logic operation. The additional reading/writing circuit and initialization circuit are made up of memristors, CMOSs and other circuit elements, so more chip area and more power consumption of the IMP-based logic circuit will be consumed.
However, the proposed MRL-based CLAs take the voltage as logic variable, where high voltage and low voltage represent logic variables ''1'' and ''0'' respectively, which is compatible with traditional CMOS circuits. Furthermore, the MRL-based CLAs do not require the initialization of the memristors and the reading/writing circuit.
On the other hand, the number of memristors used in the proposed CLA is less than that used in IMP-based CLA [22] . The size of the memristor is about 3 nm, while the size of the CMOS is 180 nm. In the logic circuit of the MRL design, a MOSFET can completely accommodate multiple memristors in technology, so the chip area overhead of the MRL-based circuit is quite smaller than that of CMOS-based circuit. The number of memristors and CMOSs used in the improved CLA is further reduced than the MRL-based CLA, so the chip area of the improved CLA is the smallest compared with the other two CLAs, as shown in Table 2 .
VI. CONCLUSION
This paper proposes two 4-bit carry-lookahead adders based on MRL logic, which is compatible with the traditional CMOS technology. On this basis, an improved CLA is designed by using ULGs, which decreases the number of the memristors and CMOSs significantly, and reduces the power consumption and the chip area. LTSPICE is used to simulate the designed circuits, and the results are consistent with the expectation. Furthermore, the design can be extended to a multi-bit carry-lookahead adder.
